

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5A




Fig. 5B




Fig. 6




Fig. 7




Fig. 8A


ADDRESS	
BSC1	0
BSC2	4E20
BSC3	EA60
BSC4	222E0
BSC5	493E0
BSC6	975E0
BSC7	1339E0

Fig. 8B

ADDRESS	
ESC1	4E1F
ESC2	EA5F
ESC3	222DF
ESC4	493DF
ESC5	975DF
ESC6	1339DF
ESC7	26C1DF

ARSC1
ARSC2
ARSC3
ARSC4
ARSC5
ARSC6
ARSC7

Fig. 9



I

Fig. 10A

Fig. 10B

Fig. 10C

Fig. 11




Fig. 12




Fig. 13




Fig. 14A

AR1
AR2
AR3
AR4
AR5
AR6
AR7

Fig. 14B

WE7	WE6	WE5	WE4	WE3	WE2	WE1
-----	-----	-----	-----	-----	-----	-----

Fig. 14C

FS

Fig. 14D

RE

Fig. 14E

ARR

Fig. 15A

Fig. 15

Fig. 15A

Fig. 15B




Fig. 15B




Fig. 16




Fig. 17




Fig. 19A




Fig. 19B




Fig. 19C




Fig. 19D




Fig. 20




Fig. 21




Fig. 22A




Fig. 22B




FIG. 23A is a schematic diagram of a first embodiment of a data storage device. The device includes a memory array 100, a control logic 110, and a data bus 120. The memory array 100 is composed of a plurality of memory cells 101, 102, 103, 104, 105, 106, 107, and 108. The control logic 110 is connected to the memory array 100 and the data bus 120. The data bus 120 is connected to the memory array 100 and the control logic 110.




Fig. 23A




Fig. 23B




Fig. 23C